aboutsummaryrefslogtreecommitdiff
path: root/drivers/led/issi/is31fl3733.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/led/issi/is31fl3733.c')
-rw-r--r--drivers/led/issi/is31fl3733.c237
1 files changed, 237 insertions, 0 deletions
diff --git a/drivers/led/issi/is31fl3733.c b/drivers/led/issi/is31fl3733.c
new file mode 100644
index 000000000..d99e5339c
--- /dev/null
+++ b/drivers/led/issi/is31fl3733.c
@@ -0,0 +1,237 @@
1/* Copyright 2017 Jason Williams
2 * Copyright 2018 Jack Humbert
3 * Copyright 2018 Yiancar
4 *
5 * This program is free software: you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation, either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program. If not, see <http://www.gnu.org/licenses/>.
17 */
18
19#include "is31fl3733.h"
20#include "i2c_master.h"
21#include "wait.h"
22
23// This is a 7-bit address, that gets left-shifted and bit 0
24// set to 0 for write, 1 for read (as per I2C protocol)
25// The address will vary depending on your wiring:
26// 00 <-> GND
27// 01 <-> SCL
28// 10 <-> SDA
29// 11 <-> VCC
30// ADDR1 represents A1:A0 of the 7-bit address.
31// ADDR2 represents A3:A2 of the 7-bit address.
32// The result is: 0b101(ADDR2)(ADDR1)
33#define ISSI_ADDR_DEFAULT 0x50
34
35#define ISSI_COMMANDREGISTER 0xFD
36#define ISSI_COMMANDREGISTER_WRITELOCK 0xFE
37#define ISSI_INTERRUPTMASKREGISTER 0xF0
38#define ISSI_INTERRUPTSTATUSREGISTER 0xF1
39
40#define ISSI_PAGE_LEDCONTROL 0x00 // PG0
41#define ISSI_PAGE_PWM 0x01 // PG1
42#define ISSI_PAGE_AUTOBREATH 0x02 // PG2
43#define ISSI_PAGE_FUNCTION 0x03 // PG3
44
45#define ISSI_REG_CONFIGURATION 0x00 // PG3
46#define ISSI_REG_GLOBALCURRENT 0x01 // PG3
47#define ISSI_REG_RESET 0x11 // PG3
48#define ISSI_REG_SWPULLUP 0x0F // PG3
49#define ISSI_REG_CSPULLUP 0x10 // PG3
50
51#ifndef ISSI_TIMEOUT
52# define ISSI_TIMEOUT 100
53#endif
54
55#ifndef ISSI_PERSISTENCE
56# define ISSI_PERSISTENCE 0
57#endif
58
59// Transfer buffer for TWITransmitData()
60uint8_t g_twi_transfer_buffer[20];
61
62// These buffers match the IS31FL3733 PWM registers.
63// The control buffers match the PG0 LED On/Off registers.
64// Storing them like this is optimal for I2C transfers to the registers.
65// We could optimize this and take out the unused registers from these
66// buffers and the transfers in IS31FL3733_write_pwm_buffer() but it's
67// probably not worth the extra complexity.
68uint8_t g_pwm_buffer[DRIVER_COUNT][192];
69bool g_pwm_buffer_update_required[DRIVER_COUNT] = {false};
70
71uint8_t g_led_control_registers[DRIVER_COUNT][24] = {0};
72bool g_led_control_registers_update_required[DRIVER_COUNT] = {false};
73
74bool IS31FL3733_write_register(uint8_t addr, uint8_t reg, uint8_t data) {
75 // If the transaction fails function returns false.
76 g_twi_transfer_buffer[0] = reg;
77 g_twi_transfer_buffer[1] = data;
78
79#if ISSI_PERSISTENCE > 0
80 for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
81 if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT) != 0) {
82 return false;
83 }
84 }
85#else
86 if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 2, ISSI_TIMEOUT) != 0) {
87 return false;
88 }
89#endif
90 return true;
91}
92
93bool IS31FL3733_write_pwm_buffer(uint8_t addr, uint8_t *pwm_buffer) {
94 // Assumes PG1 is already selected.
95 // If any of the transactions fails function returns false.
96 // Transmit PWM registers in 12 transfers of 16 bytes.
97 // g_twi_transfer_buffer[] is 20 bytes
98
99 // Iterate over the pwm_buffer contents at 16 byte intervals.
100 for (int i = 0; i < 192; i += 16) {
101 g_twi_transfer_buffer[0] = i;
102 // Copy the data from i to i+15.
103 // Device will auto-increment register for data after the first byte
104 // Thus this sets registers 0x00-0x0F, 0x10-0x1F, etc. in one transfer.
105 for (int j = 0; j < 16; j++) {
106 g_twi_transfer_buffer[1 + j] = pwm_buffer[i + j];
107 }
108
109#if ISSI_PERSISTENCE > 0
110 for (uint8_t i = 0; i < ISSI_PERSISTENCE; i++) {
111 if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 17, ISSI_TIMEOUT) != 0) {
112 return false;
113 }
114 }
115#else
116 if (i2c_transmit(addr << 1, g_twi_transfer_buffer, 17, ISSI_TIMEOUT) != 0) {
117 return false;
118 }
119#endif
120 }
121 return true;
122}
123
124void IS31FL3733_init(uint8_t addr, uint8_t sync) {
125 // In order to avoid the LEDs being driven with garbage data
126 // in the LED driver's PWM registers, shutdown is enabled last.
127 // Set up the mode and other settings, clear the PWM registers,
128 // then disable software shutdown.
129 // Sync is passed so set it according to the datasheet.
130
131 // Unlock the command register.
132 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
133
134 // Select PG0
135 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_LEDCONTROL);
136 // Turn off all LEDs.
137 for (int i = 0x00; i <= 0x17; i++) {
138 IS31FL3733_write_register(addr, i, 0x00);
139 }
140
141 // Unlock the command register.
142 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
143
144 // Select PG1
145 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM);
146 // Set PWM on all LEDs to 0
147 // No need to setup Breath registers to PWM as that is the default.
148 for (int i = 0x00; i <= 0xBF; i++) {
149 IS31FL3733_write_register(addr, i, 0x00);
150 }
151
152 // Unlock the command register.
153 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
154
155 // Select PG3
156 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_FUNCTION);
157 // Set global current to maximum.
158 IS31FL3733_write_register(addr, ISSI_REG_GLOBALCURRENT, 0xFF);
159 // Disable software shutdown.
160 IS31FL3733_write_register(addr, ISSI_REG_CONFIGURATION, (sync << 6) | 0x01);
161
162 // Wait 10ms to ensure the device has woken up.
163 wait_ms(10);
164}
165
166void IS31FL3733_set_color(int index, uint8_t red, uint8_t green, uint8_t blue) {
167 if (index >= 0 && index < DRIVER_LED_TOTAL) {
168 is31_led led = g_is31_leds[index];
169
170 g_pwm_buffer[led.driver][led.r] = red;
171 g_pwm_buffer[led.driver][led.g] = green;
172 g_pwm_buffer[led.driver][led.b] = blue;
173 g_pwm_buffer_update_required[led.driver] = true;
174 }
175}
176
177void IS31FL3733_set_color_all(uint8_t red, uint8_t green, uint8_t blue) {
178 for (int i = 0; i < DRIVER_LED_TOTAL; i++) {
179 IS31FL3733_set_color(i, red, green, blue);
180 }
181}
182
183void IS31FL3733_set_led_control_register(uint8_t index, bool red, bool green, bool blue) {
184 is31_led led = g_is31_leds[index];
185
186 uint8_t control_register_r = led.r / 8;
187 uint8_t control_register_g = led.g / 8;
188 uint8_t control_register_b = led.b / 8;
189 uint8_t bit_r = led.r % 8;
190 uint8_t bit_g = led.g % 8;
191 uint8_t bit_b = led.b % 8;
192
193 if (red) {
194 g_led_control_registers[led.driver][control_register_r] |= (1 << bit_r);
195 } else {
196 g_led_control_registers[led.driver][control_register_r] &= ~(1 << bit_r);
197 }
198 if (green) {
199 g_led_control_registers[led.driver][control_register_g] |= (1 << bit_g);
200 } else {
201 g_led_control_registers[led.driver][control_register_g] &= ~(1 << bit_g);
202 }
203 if (blue) {
204 g_led_control_registers[led.driver][control_register_b] |= (1 << bit_b);
205 } else {
206 g_led_control_registers[led.driver][control_register_b] &= ~(1 << bit_b);
207 }
208
209 g_led_control_registers_update_required[led.driver] = true;
210}
211
212void IS31FL3733_update_pwm_buffers(uint8_t addr, uint8_t index) {
213 if (g_pwm_buffer_update_required[index]) {
214 // Firstly we need to unlock the command register and select PG1.
215 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
216 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_PWM);
217
218 // If any of the transactions fail we risk writing dirty PG0,
219 // refresh page 0 just in case.
220 if (!IS31FL3733_write_pwm_buffer(addr, g_pwm_buffer[index])) {
221 g_led_control_registers_update_required[index] = true;
222 }
223 }
224 g_pwm_buffer_update_required[index] = false;
225}
226
227void IS31FL3733_update_led_control_registers(uint8_t addr, uint8_t index) {
228 if (g_led_control_registers_update_required[index]) {
229 // Firstly we need to unlock the command register and select PG0
230 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER_WRITELOCK, 0xC5);
231 IS31FL3733_write_register(addr, ISSI_COMMANDREGISTER, ISSI_PAGE_LEDCONTROL);
232 for (int i = 0; i < 24; i++) {
233 IS31FL3733_write_register(addr, i, g_led_control_registers[index][i]);
234 }
235 }
236 g_led_control_registers_update_required[index] = false;
237}